[PATCH] D76007: [TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes

[Matt Arsenault via Phabricator via llvm-commits]

arsenm added inline comments.


================
Comment at: llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h:588
+  /// Get the maximal size in bits that fits in the given register bank.
+  unsigned getSize(const RegisterBank *RegBank) const {
+    for (size_t Index = 0; Index < NumRegBanks; ++Index)
----------------
getMaximumSize?


================
Comment at: llvm/include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h:589
+  unsigned getSize(const RegisterBank *RegBank) const {
+    for (size_t Index = 0; Index < NumRegBanks; ++Index)
+      if (RegBanks[Index] == RegBank)
----------------
Braces


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D76007/new/

https://reviews.llvm.org/D76007