[PATCH] D119928: [RISCV] transform MI to W variant to remove sext.w

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 29 14:57:14 PDT 2022


craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVSExtWRemoval.cpp:478
+      unsigned Code = getWOp(Fixable->getOpcode());
+      MachineInstrBuilder Replacement =
+          BuildMI(MBB, Fixable, DL, ST.getInstrInfo()->get(Code));
----------------
If this converts a load instruction, you need to copy the MachineMemOperand.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119928/new/

https://reviews.llvm.org/D119928



More information about the llvm-commits mailing list