[PATCH] D121598: [RISCV] Select SRLI+SLLI for AND with leading ones mask

Haocong Lu via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 15 18:46:09 PDT 2022


Luhaocong updated this revision to Diff 415660.
Luhaocong marked an inline comment as done.
Luhaocong added a comment.

rebase


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121598/new/

https://reviews.llvm.org/D121598

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/CodeGen/RISCV/and.ll
  llvm/test/CodeGen/RISCV/copysign-casts.ll
  llvm/test/CodeGen/RISCV/double-arith.ll
  llvm/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
  llvm/test/CodeGen/RISCV/double-intrinsics.ll
  llvm/test/CodeGen/RISCV/rv64zbp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121598.415660.patch
Type: text/x-patch
Size: 9756 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220316/195e88a8/attachment.bin>


More information about the llvm-commits mailing list