[PATCH] D119834: [RISCV] Add fixed-length vector instrinsics for segment load

Luke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 2 20:46:27 PST 2022

Previous message: [PATCH] D120866: SafeStack: Re-enable SafeStack coloring optimization
Next message: [PATCH] D118426: [InstCombine] Remove side effect of replaced constrained intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

luke957 added a comment.
Herald added a project: All.

Gently ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119834/new/

https://reviews.llvm.org/D119834

Previous message: [PATCH] D120866: SafeStack: Re-enable SafeStack coloring optimization
Next message: [PATCH] D118426: [InstCombine] Remove side effect of replaced constrained intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list