[PATCH] D120592: [X86] Fix handling of Address-Size override prefix
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Feb 27 21:29:46 PST 2022
craig.topper added a comment.
In D120592#3348216 <https://reviews.llvm.org/D120592#3348216>, @skan wrote:
> I think this patch is totally wrong. We need address size override prefix only when the instruction has a memory operand.The address-size override prefix (67H) allows programs to switch between 16- and 32-bit addressing. Either size can be the default; the prefix selects the non-default size. Using this prefix and/or other undefined opcodes when operands for the instruction do not reside in memory is reserved; such use may cause unpredictable behavior. Whether a instruction need ASZ should be included in the definition of the instruction in tablgen.
I believe example test case is supported by gas and callq does use address size. What syntax should be used instead?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D120592/new/
https://reviews.llvm.org/D120592
More information about the llvm-commits
mailing list