[PATCH] D117733: [RISCV] Support hypervisor extention instructions

[eric tang via Phabricator via llvm-commits]

tangxingxin1008 updated this revision to Diff 411312.
tangxingxin1008 marked an inline comment as not done.
tangxingxin1008 added a comment.

Address asb's comment. Add more tests for the RV64-only instructions on RV32.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117733/new/

https://reviews.llvm.org/D117733

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/MC/RISCV/priv-aliases-valid.s
  llvm/test/MC/RISCV/priv-invalid.s
  llvm/test/MC/RISCV/priv-rv64-invalid.s
  llvm/test/MC/RISCV/priv-rv64-valid.s
  llvm/test/MC/RISCV/priv-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117733.411312.patch
Type: text/x-patch
Size: 11559 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220225/ab3ce4c1/attachment.bin>