[PATCH] D120467: [RISCV] Optimize (sext.w, srli) to sraiw with Zba.

Chenbing.Zheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 24 19:34:45 PST 2022


Chenbing.Zheng marked an inline comment as done.
Chenbing.Zheng added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp:773
+        // Dealing with this situation, skip if has sext.w x with Zba.
+        bool Skip = Subtarget->hasStdExtZba() &&
+                    X.getOpcode() == ISD::SIGN_EXTEND_INREG;
----------------
Chenbing.Zheng wrote:
> craig.topper wrote:
> > Don't you also need to check that C3 is 32?
> Thanks, I think so.
> Thanks, I think so.

I mean I agree with you


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D120467/new/

https://reviews.llvm.org/D120467



More information about the llvm-commits mailing list