[PATCH] D119303: [RISCV] Lower VECTOR_SPLICE to RVV instructions.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 23 16:25:38 PST 2022

Previous message: [llvm] d7105e7 - Teach the AArch64 backend to instruction select the BCAX instruction.
Next message: [PATCH] D118974: [RISCV] Fold (sext_inreg (fmv_x_anyexth X), i16) -> (fmv_x_signexth X).
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119303/new/

https://reviews.llvm.org/D119303

Previous message: [llvm] d7105e7 - Teach the AArch64 backend to instruction select the BCAX instruction.
Next message: [PATCH] D118974: [RISCV] Fold (sext_inreg (fmv_x_anyexth X), i16) -> (fmv_x_signexth X).
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list