[llvm] ce48fe4 - [VE] v256i1 and|or|xor isel and tests

[Simon Moll via llvm-commits]

Author: Simon Moll
Date: 2022-02-14T08:47:06+01:00
New Revision: ce48fe47af29b725168b262bc89ff87ded272949

URL: https://github.com/llvm/llvm-project/commit/ce48fe47af29b725168b262bc89ff87ded272949
DIFF: https://github.com/llvm/llvm-project/commit/ce48fe47af29b725168b262bc89ff87ded272949.diff

LOG: [VE] v256i1 and|or|xor isel and tests

Reviewed By: kaz7

Differential Revision: https://reviews.llvm.org/D119239

Added: 
    llvm/test/CodeGen/VE/Vector/mask_binary.ll

Modified: 
    llvm/lib/Target/VE/VEInstrPatternsVec.td

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/VE/VEInstrPatternsVec.td b/llvm/lib/Target/VE/VEInstrPatternsVec.td
index 6c5b80315efb5..f33c4ac0fb42a 100644
--- a/llvm/lib/Target/VE/VEInstrPatternsVec.td
+++ b/llvm/lib/Target/VE/VEInstrPatternsVec.td
@@ -105,3 +105,10 @@ defm : vbrd_elem64<v512i32, i64, simm7, LO7>;
 defm : vbrd_elem64<v512f32, i64, simm7, LO7>;
 defm : vbrd_elem64<v512i32, f64, simm7fp, LO7FP>;
 defm : vbrd_elem64<v512f32, f64, simm7fp, LO7FP>;
+
+class Mask_Binary<ValueType MaskVT, SDPatternOperator MaskOp, string InstName> :
+  Pat<(MaskVT (MaskOp MaskVT:$ma, MaskVT:$mb)), (!cast<Instruction>(InstName#"mm") $ma, $mb)>;
+
+def: Mask_Binary<v256i1, and, "ANDM">;
+def: Mask_Binary<v256i1, or,  "ORM">;
+def: Mask_Binary<v256i1, xor, "XORM">;

diff  --git a/llvm/test/CodeGen/VE/Vector/mask_binary.ll b/llvm/test/CodeGen/VE/Vector/mask_binary.ll
new file mode 100644
index 0000000000000..84afa6d4ade31
--- /dev/null
+++ b/llvm/test/CodeGen/VE/Vector/mask_binary.ll
@@ -0,0 +1,33 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc < %s -mtriple=ve -mattr=+vpu | FileCheck %s
+
+; Function Attrs: nounwind
+define fastcc <256 x i1> @and_mm_v256i1(<256 x i1> %x, <256 x i1> %y) {
+; CHECK-LABEL: and_mm_v256i1:
+; CHECK:       # %bb.0:
+; CHECK-NEXT:    andm %vm1, %vm1, %vm2
+; CHECK-NEXT:    b.l.t (, %s10)
+  %z = and <256 x i1> %x, %y
+  ret <256 x i1> %z
+}
+
+; Function Attrs: nounwind
+define fastcc <256 x i1> @or_mm_v256i1(<256 x i1> %x, <256 x i1> %y) {
+; CHECK-LABEL: or_mm_v256i1:
+; CHECK:       # %bb.0:
+; CHECK-NEXT:    orm %vm1, %vm1, %vm2
+; CHECK-NEXT:    b.l.t (, %s10)
+  %z = or <256 x i1> %x, %y
+  ret <256 x i1> %z
+}
+
+; Function Attrs: nounwind
+define fastcc <256 x i1> @xor_mm_v256i1(<256 x i1> %x, <256 x i1> %y) {
+; CHECK-LABEL: xor_mm_v256i1:
+; CHECK:       # %bb.0:
+; CHECK-NEXT:    xorm %vm1, %vm1, %vm2
+; CHECK-NEXT:    b.l.t (, %s10)
+  %z = xor <256 x i1> %x, %y
+  ret <256 x i1> %z
+}
+