[PATCH] D119110: [RISCV] support vwmulsu_vx when one input is a scalar splat

[Chenbing.Zheng via Phabricator via llvm-commits]

Chenbing.Zheng added a comment.

In D119110#3316555 <https://reviews.llvm.org/D119110#3316555>, @craig.topper wrote:

> I posted an alternative version as D119622 <https://reviews.llvm.org/D119622>. It makes use of MaskedValueIsZero like is used for vwmulu. A new DAG combine for VMV_V_X_VL is used to remove unnecessary AND instructions.

Thanks, it is a more generic version~


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119110/new/

https://reviews.llvm.org/D119110