[PATCH] D111530: [TargetLowering] Optimize expanded SRL/SHL fed into SETCC ne/eq 0

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 13 03:04:44 PST 2022

Previous message: [PATCH] D111530: [TargetLowering] Optimize expanded SRL/SHL fed into SETCC ne/eq 0
Next message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

Any more comments? @lebedev.ri @spatel @pengfei


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111530/new/

https://reviews.llvm.org/D111530

Previous message: [PATCH] D111530: [TargetLowering] Optimize expanded SRL/SHL fed into SETCC ne/eq 0
Next message: [PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list