[PATCH] D119475: [AMDGPU] Add scheduler pass to rematerialize trivial defs
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Feb 11 15:01:48 PST 2022
rampitec added a comment.
It will currently fail to update region begin pointer if insertion point is the first instruction in its region.
================
Comment at: llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp:640
+ if (Stage == PreRARematerialize) {
+ if (RegionsWithMinOcc.count() != 1)
+ break;
----------------
You can also quickly skip it if there is only one region (or block).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D119475/new/
https://reviews.llvm.org/D119475
More information about the llvm-commits
mailing list