[PATCH] D119424: [AArch64][SVE] Invert VSelect operand order and condition for predicated arithmetic operations
Matt Devereau via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Feb 10 06:29:40 PST 2022
MattDevereau updated this revision to Diff 407514.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D119424/new/
https://reviews.llvm.org/D119424
Files:
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/test/CodeGen/AArch64/sve-fp-reciprocal.ll
llvm/test/CodeGen/AArch64/sve-select.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119424.407514.patch
Type: text/x-patch
Size: 8037 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220210/4e97cbed/attachment.bin>
More information about the llvm-commits
mailing list