[PATCH] D119399: [MachineSink] Allow target to adjust sink insertion point

Carl Ritson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 9 19:03:13 PST 2022


critson created this revision.
critson added reviewers: rampitec, foad, vangthao, MatzeB, efriedma.
Herald added subscribers: kerbowa, hiraditya, tpr, nhaehnle, jvesely, arsenm.
critson requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

For AMDGPU the insertion point for a block may not be the first
non-PHI instruction.  This happens when a block contains EXEC mask
manipulation related to control flow (converging lanes).

Allow the target to adjust the insertion point used by the
MachineSink pass.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D119399

Files:
  llvm/include/llvm/CodeGen/TargetInstrInfo.h
  llvm/lib/CodeGen/MachineSink.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.h
  llvm/test/CodeGen/AMDGPU/sink-after-control-flow.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119399.407369.patch
Type: text/x-patch
Size: 12122 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220210/9e8aaeef/attachment.bin>


More information about the llvm-commits mailing list