[PATCH] D119327: [SVE] Prefer zero-extending loads when lowering ISD::EXTLOAD.

Paul Walker via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 9 05:33:03 PST 2022


paulwalker-arm created this revision.
Herald added subscribers: psnobl, hiraditya, tschuett.
Herald added a reviewer: efriedma.
paulwalker-arm requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

The decision is perhaps arbitrary but I figure zeroing has no
dependency on the value being loaded.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D119327

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/test/CodeGen/AArch64/sve-fixed-length-fp-extend-trunc.ll
  llvm/test/CodeGen/AArch64/sve-fixed-length-mask-opt.ll
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-gather.ll
  llvm/test/CodeGen/AArch64/sve-gather-scatter-addr-opts.ll
  llvm/test/CodeGen/AArch64/sve-masked-gather-legalize.ll
  llvm/test/CodeGen/AArch64/sve-masked-ldst-nonext.ll
  llvm/test/CodeGen/AArch64/sve-pred-contiguous-ldst-addressing-mode-reg-imm.ll
  llvm/test/CodeGen/AArch64/sve-pred-contiguous-ldst-addressing-mode-reg-reg.ll
  llvm/test/CodeGen/AArch64/sve-split-load.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119327.407128.patch
Type: text/x-patch
Size: 30125 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220209/aa5392a4/attachment.bin>


More information about the llvm-commits mailing list