[PATCH] D117546: [RISCV] Add patterns for vector widening floating-point fused multiply-add instructions

[Jianjian Guan via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG5e71bbfb6cdc: [RISCV] Add patterns for vector widening floating-point fused multiply-add… (authored by jacquesguan).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117546/new/

https://reviews.llvm.org/D117546

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/test/CodeGen/RISCV/rvv/vfwmacc-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117546.407026.patch
Type: text/x-patch
Size: 75398 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220209/423d9157/attachment-0001.bin>