[PATCH] D118802: [AArch64][CodeGen] Always use SVE (when enabled) to lower 64-bit vector multiplies
Paul Walker via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 7 09:43:57 PST 2022
paulwalker-arm accepted this revision.
paulwalker-arm added a comment.
This revision is now accepted and ready to land.
For sure the test CHECK line structure will need to be revisited but that's likely better done once some of the interdependencies like MULH are finished and we can be sure the code quality for >=128bit vectors is consistently good across all target vector lengths.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D118802/new/
https://reviews.llvm.org/D118802
More information about the llvm-commits
mailing list