[PATCH] D119115: [RISCV] Improve insert_vector_elt for fixed mask registers.

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 7 02:15:21 PST 2022


jacquesguan updated this revision to Diff 406362.
jacquesguan added a comment.

Improve code.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119115/new/

https://reviews.llvm.org/D119115

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-i1.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D119115.406362.patch
Type: text/x-patch
Size: 10686 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220207/0ff4546c/attachment.bin>


More information about the llvm-commits mailing list