[PATCH] D119072: [DAGCombine] Move AVG combine to SimplifyDemandBits

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 6 03:11:20 PST 2022


RKSimon added inline comments.


================
Comment at: llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp:912
+                                 const TargetLowering &TLI,
+                                 const APInt &DemandedBits, unsigned Depth) {
+  assert((Op.getOpcode() == ISD::SRL || Op.getOpcode() == ISD::SRA) &&
----------------
DemandedElts?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D119072/new/

https://reviews.llvm.org/D119072



More information about the llvm-commits mailing list