[PATCH] D118037: [DAGCombine] Consider SETULT as carry flag

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 3 10:28:01 PST 2022

Previous message: [PATCH] D117580: [LoopVectorize] Support conditional in-loop vector reductions
Next message: [PATCH] D118123: [AMDGPU][MC][GFX9] Enabled TBA/TMA access via setreg/getreg
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

Maybe perform this inside X86ISelLowering?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D118037/new/

https://reviews.llvm.org/D118037

Previous message: [PATCH] D117580: [LoopVectorize] Support conditional in-loop vector reductions
Next message: [PATCH] D118123: [AMDGPU][MC][GFX9] Enabled TBA/TMA access via setreg/getreg
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list