[llvm] ccda3d4 - [AArch64] Regenerate test checks (NFC)
Nikita Popov via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 1 02:55:09 PST 2022
Author: Nikita Popov
Date: 2022-02-01T11:55:02+01:00
New Revision: ccda3d4ec1ae3a2a4aa8679d67781ea38ac1d479
URL: https://github.com/llvm/llvm-project/commit/ccda3d4ec1ae3a2a4aa8679d67781ea38ac1d479
DIFF: https://github.com/llvm/llvm-project/commit/ccda3d4ec1ae3a2a4aa8679d67781ea38ac1d479.diff
LOG: [AArch64] Regenerate test checks (NFC)
The check lines were in the wrong order.
Added:
Modified:
llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll b/llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll
index ece402473f80..6ad195492758 100644
--- a/llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll
+++ b/llvm/test/CodeGen/AArch64/aarch64-mops-mte.ll
@@ -15,14 +15,6 @@ define i8* @memset_tagged_0_zeroval(i8* %dst, i64 %size) {
; GISel-O0-NEXT: setge [x0]!, x8!, x8
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_0_zeroval:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov x8, xzr
-; SDAG-NEXT: setgp [x0]!, x8!, xzr
-; SDAG-NEXT: setgm [x0]!, x8!, xzr
-; SDAG-NEXT: setge [x0]!, x8!, xzr
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_0_zeroval:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov x8, xzr
@@ -30,6 +22,14 @@ define i8* @memset_tagged_0_zeroval(i8* %dst, i64 %size) {
; GISel-NEXT: setgm [x0]!, x8!, xzr
; GISel-NEXT: setge [x0]!, x8!, xzr
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_0_zeroval:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov x8, xzr
+; SDAG-NEXT: setgp [x0]!, x8!, xzr
+; SDAG-NEXT: setgm [x0]!, x8!, xzr
+; SDAG-NEXT: setge [x0]!, x8!, xzr
+; SDAG-NEXT: ret
entry:
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 0, i64 0)
ret i8* %r
@@ -46,14 +46,6 @@ define i8* @memset_tagged_1_zeroval(i8* %dst, i64 %size) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_1_zeroval:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #1
-; SDAG-NEXT: setgp [x0]!, x8!, xzr
-; SDAG-NEXT: setgm [x0]!, x8!, xzr
-; SDAG-NEXT: setge [x0]!, x8!, xzr
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_1_zeroval:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #1
@@ -61,6 +53,14 @@ define i8* @memset_tagged_1_zeroval(i8* %dst, i64 %size) {
; GISel-NEXT: setgm [x0]!, x8!, xzr
; GISel-NEXT: setge [x0]!, x8!, xzr
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_1_zeroval:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #1
+; SDAG-NEXT: setgp [x0]!, x8!, xzr
+; SDAG-NEXT: setgm [x0]!, x8!, xzr
+; SDAG-NEXT: setge [x0]!, x8!, xzr
+; SDAG-NEXT: ret
entry:
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 0, i64 1)
ret i8* %r
@@ -77,14 +77,6 @@ define i8* @memset_tagged_10_zeroval(i8* %dst, i64 %size) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_10_zeroval:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #10
-; SDAG-NEXT: setgp [x0]!, x8!, xzr
-; SDAG-NEXT: setgm [x0]!, x8!, xzr
-; SDAG-NEXT: setge [x0]!, x8!, xzr
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_10_zeroval:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #10
@@ -92,6 +84,14 @@ define i8* @memset_tagged_10_zeroval(i8* %dst, i64 %size) {
; GISel-NEXT: setgm [x0]!, x8!, xzr
; GISel-NEXT: setge [x0]!, x8!, xzr
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_10_zeroval:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #10
+; SDAG-NEXT: setgp [x0]!, x8!, xzr
+; SDAG-NEXT: setgm [x0]!, x8!, xzr
+; SDAG-NEXT: setge [x0]!, x8!, xzr
+; SDAG-NEXT: ret
entry:
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 0, i64 10)
ret i8* %r
@@ -108,14 +108,6 @@ define i8* @memset_tagged_10000_zeroval(i8* %dst, i64 %size) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_10000_zeroval:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #10000
-; SDAG-NEXT: setgp [x0]!, x8!, xzr
-; SDAG-NEXT: setgm [x0]!, x8!, xzr
-; SDAG-NEXT: setge [x0]!, x8!, xzr
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_10000_zeroval:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #10000
@@ -123,6 +115,14 @@ define i8* @memset_tagged_10000_zeroval(i8* %dst, i64 %size) {
; GISel-NEXT: setgm [x0]!, x8!, xzr
; GISel-NEXT: setge [x0]!, x8!, xzr
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_10000_zeroval:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #10000
+; SDAG-NEXT: setgp [x0]!, x8!, xzr
+; SDAG-NEXT: setgm [x0]!, x8!, xzr
+; SDAG-NEXT: setge [x0]!, x8!, xzr
+; SDAG-NEXT: ret
entry:
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 0, i64 10000)
ret i8* %r
@@ -137,19 +137,19 @@ define i8* @memset_tagged_size_zeroval(i8* %dst, i64 %size) {
; GISel-O0-NEXT: setge [x0]!, x1!, x8
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_size_zeroval:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: setgp [x0]!, x1!, xzr
-; SDAG-NEXT: setgm [x0]!, x1!, xzr
-; SDAG-NEXT: setge [x0]!, x1!, xzr
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_size_zeroval:
; GISel: // %bb.0: // %entry
; GISel-NEXT: setgp [x0]!, x1!, xzr
; GISel-NEXT: setgm [x0]!, x1!, xzr
; GISel-NEXT: setge [x0]!, x1!, xzr
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_size_zeroval:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: setgp [x0]!, x1!, xzr
+; SDAG-NEXT: setgm [x0]!, x1!, xzr
+; SDAG-NEXT: setge [x0]!, x1!, xzr
+; SDAG-NEXT: ret
entry:
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 0, i64 %size)
ret i8* %r
@@ -166,15 +166,6 @@ define i8* @memset_tagged_0(i8* %dst, i64 %size, i32 %value) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_0:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov x8, xzr
-; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
-; SDAG-NEXT: setgp [x0]!, x8!, x2
-; SDAG-NEXT: setgm [x0]!, x8!, x2
-; SDAG-NEXT: setge [x0]!, x8!, x2
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_0:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov x8, xzr
@@ -183,6 +174,15 @@ define i8* @memset_tagged_0(i8* %dst, i64 %size, i32 %value) {
; GISel-NEXT: setgm [x0]!, x8!, x2
; GISel-NEXT: setge [x0]!, x8!, x2
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_0:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov x8, xzr
+; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
+; SDAG-NEXT: setgp [x0]!, x8!, x2
+; SDAG-NEXT: setgm [x0]!, x8!, x2
+; SDAG-NEXT: setge [x0]!, x8!, x2
+; SDAG-NEXT: ret
entry:
%value_trunc = trunc i32 %value to i8
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 %value_trunc, i64 0)
@@ -201,15 +201,6 @@ define i8* @memset_tagged_1(i8* %dst, i64 %size, i32 %value) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_1:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #1
-; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
-; SDAG-NEXT: setgp [x0]!, x8!, x2
-; SDAG-NEXT: setgm [x0]!, x8!, x2
-; SDAG-NEXT: setge [x0]!, x8!, x2
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_1:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #1
@@ -218,6 +209,15 @@ define i8* @memset_tagged_1(i8* %dst, i64 %size, i32 %value) {
; GISel-NEXT: setgm [x0]!, x8!, x2
; GISel-NEXT: setge [x0]!, x8!, x2
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_1:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #1
+; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
+; SDAG-NEXT: setgp [x0]!, x8!, x2
+; SDAG-NEXT: setgm [x0]!, x8!, x2
+; SDAG-NEXT: setge [x0]!, x8!, x2
+; SDAG-NEXT: ret
entry:
%value_trunc = trunc i32 %value to i8
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 %value_trunc, i64 1)
@@ -236,15 +236,6 @@ define i8* @memset_tagged_10(i8* %dst, i64 %size, i32 %value) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_10:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #10
-; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
-; SDAG-NEXT: setgp [x0]!, x8!, x2
-; SDAG-NEXT: setgm [x0]!, x8!, x2
-; SDAG-NEXT: setge [x0]!, x8!, x2
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_10:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #10
@@ -253,6 +244,15 @@ define i8* @memset_tagged_10(i8* %dst, i64 %size, i32 %value) {
; GISel-NEXT: setgm [x0]!, x8!, x2
; GISel-NEXT: setge [x0]!, x8!, x2
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_10:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #10
+; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
+; SDAG-NEXT: setgp [x0]!, x8!, x2
+; SDAG-NEXT: setgm [x0]!, x8!, x2
+; SDAG-NEXT: setge [x0]!, x8!, x2
+; SDAG-NEXT: ret
entry:
%value_trunc = trunc i32 %value to i8
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 %value_trunc, i64 10)
@@ -271,15 +271,6 @@ define i8* @memset_tagged_10000(i8* %dst, i64 %size, i32 %value) {
; GISel-O0-NEXT: setge [x0]!, x8!, x9
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_10000:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: mov w8, #10000
-; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
-; SDAG-NEXT: setgp [x0]!, x8!, x2
-; SDAG-NEXT: setgm [x0]!, x8!, x2
-; SDAG-NEXT: setge [x0]!, x8!, x2
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_10000:
; GISel: // %bb.0: // %entry
; GISel-NEXT: mov w8, #10000
@@ -288,6 +279,15 @@ define i8* @memset_tagged_10000(i8* %dst, i64 %size, i32 %value) {
; GISel-NEXT: setgm [x0]!, x8!, x2
; GISel-NEXT: setge [x0]!, x8!, x2
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_10000:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: mov w8, #10000
+; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
+; SDAG-NEXT: setgp [x0]!, x8!, x2
+; SDAG-NEXT: setgm [x0]!, x8!, x2
+; SDAG-NEXT: setge [x0]!, x8!, x2
+; SDAG-NEXT: ret
entry:
%value_trunc = trunc i32 %value to i8
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 %value_trunc, i64 10000)
@@ -304,14 +304,6 @@ define i8* @memset_tagged_size(i8* %dst, i64 %size, i32 %value) {
; GISel-O0-NEXT: setge [x0]!, x1!, x8
; GISel-O0-NEXT: ret
;
-; SDAG-LABEL: memset_tagged_size:
-; SDAG: // %bb.0: // %entry
-; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
-; SDAG-NEXT: setgp [x0]!, x1!, x2
-; SDAG-NEXT: setgm [x0]!, x1!, x2
-; SDAG-NEXT: setge [x0]!, x1!, x2
-; SDAG-NEXT: ret
-;
; GISel-LABEL: memset_tagged_size:
; GISel: // %bb.0: // %entry
; GISel-NEXT: // kill: def $w2 killed $w2 def $x2
@@ -319,6 +311,14 @@ define i8* @memset_tagged_size(i8* %dst, i64 %size, i32 %value) {
; GISel-NEXT: setgm [x0]!, x1!, x2
; GISel-NEXT: setge [x0]!, x1!, x2
; GISel-NEXT: ret
+;
+; SDAG-LABEL: memset_tagged_size:
+; SDAG: // %bb.0: // %entry
+; SDAG-NEXT: // kill: def $w2 killed $w2 def $x2
+; SDAG-NEXT: setgp [x0]!, x1!, x2
+; SDAG-NEXT: setgm [x0]!, x1!, x2
+; SDAG-NEXT: setge [x0]!, x1!, x2
+; SDAG-NEXT: ret
entry:
%value_trunc = trunc i32 %value to i8
%r = tail call i8* @llvm.aarch64.mops.memset.tag(i8* %dst, i8 %value_trunc, i64 %size)
More information about the llvm-commits
mailing list