[PATCH] D117389: [RISCV] Improve extract_vector_elt for fixed mask registers.
Jianjian Guan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 28 19:08:26 PST 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG1276678982a0: [RISCV] Improve extract_vector_elt for fixed mask registers. (authored by jacquesguan).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D117389/new/
https://reviews.llvm.org/D117389
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117389.404214.patch
Type: text/x-patch
Size: 17168 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220129/35c913f3/attachment-0001.bin>
More information about the llvm-commits
mailing list