[PATCH] D117854: [RISCV] Decouple Zve* extensions and the V extension.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Jan 23 18:51:07 PST 2022
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVSubtarget.h:185
+ bool hasVInstructionsF16() const {
+ return HasStdExtV || (HasStdExtZve32f && HasStdExtZfh);
+ }
----------------
This should be `(HasStdExtV || HasStdExtZve32f) && HasStdExtZfh`. V does mean f16 vectors are enabled.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D117854/new/
https://reviews.llvm.org/D117854
More information about the llvm-commits
mailing list