[PATCH] D116735: [RISCV] Adjust RISCV data layout by using n32:64 in layout string

[Jun Sha via Phabricator via llvm-commits]

joshua-arch1 added a comment.
Herald added a subscriber: alextsao1999.

In D116735#3238854 <https://reviews.llvm.org/D116735#3238854>, @craig.topper wrote:

> In D116735#3230281 <https://reviews.llvm.org/D116735#3230281>, @joshua-arch1 wrote:
>
>> I have checked all the benchmarks. 
>> For coremark, spec2006_int-471.omnetpp and eembc_networking_pktflow, the performance can improve by more than 3%, without degression of other cases.
>
> Can you say more about what hardware and ISA extensions were used for that testing?

I used T-HEAD XuanTie C906 base on the RV64GCV instruction set and THEAD instruction extension.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116735/new/

https://reviews.llvm.org/D116735