[PATCH] D117404: [RISCV] Add patterns for vector widening integer multiply-add instructions
Yueh-Ting Chen via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Jan 16 18:37:26 PST 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG5a457782a26e: [RISCV] Add patterns for vector widening integer multiply-add instructions (authored by eopXD).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D117404/new/
https://reviews.llvm.org/D117404
Files:
llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
llvm/test/CodeGen/RISCV/rvv/vwmacc-sdnode.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117404.400416.patch
Type: text/x-patch
Size: 21500 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220117/a430aada/attachment-0001.bin>
More information about the llvm-commits
mailing list