[PATCH] D116832: [UpdateLLCTestChecks] Allow replacing register names with variables

[Phoebe Wang via Phabricator via llvm-commits]

pengfei added a comment.

Although the new regexp looks much concise, you still haven't solved the second question @hvdijk raised.
I cannot imagine there will be a simple method that can keep the register corresponding relationship between instructions while keep them unchanged with minor instruction changes.
Counting the register number won't solve the problem either. Imagine the first instruction is removed or scheduled somewhere, will be all register names changed too? Isn't it even wores? And I evaluated it on D64174 <https://reviews.llvm.org/D64174> and think the problem is still there.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116832/new/

https://reviews.llvm.org/D116832