[PATCH] D116832: [UpdateLLCTestChecks] Allow replacing register names with variables
David Greene via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 14 08:22:53 PST 2022
greened added a comment.
In D116832#3240865 <https://reviews.llvm.org/D116832#3240865>, @RKSimon wrote:
> It might be better if you do this for a target other than x86 - if generating arm/aarch64 codegen tests with the update scripts are a concern for those teams, using it there makes more sense, plus they have simpler register sets.
Not sure where ARM/AArch64 came into this. I don't currently work on those targets. I did X86 because it was what I was working on at the time. With the recent update I added Lanai as an example of a simpler implementation. I think the X86 implementation is valuable because it demonstrates the flexibility targets can have.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D116832/new/
https://reviews.llvm.org/D116832
More information about the llvm-commits
mailing list