[PATCH] D76051: [WIP][RISCV][GlobalISel] Select register banks for GPR ALU instructions
Lewis Revill via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 14 07:43:21 PST 2022
lewis-revill updated this revision to Diff 400004.
lewis-revill added reviewers: edward-jones, dsanders, arsenm.
lewis-revill added a comment.
Herald added subscribers: VincentWu, luke957, achieveartificialintelligence, vkmr, wdng.
Rebased. Updated tests to match the output of the legalizer.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76051/new/
https://reviews.llvm.org/D76051
Files:
llvm/lib/Target/RISCV/RISCVRegisterBankInfo.cpp
llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/alu32.mir
llvm/test/CodeGen/RISCV/GlobalISel/regbankselect/alu64.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76051.400004.patch
Type: text/x-patch
Size: 48687 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220114/2873a938/attachment.bin>
More information about the llvm-commits
mailing list