[PATCH] D117133: Fix Hexagon optimize addressing mode pass so that it handles only BaseImmOffset addressing mode.

[Pranav Bhandarkar via Phabricator via llvm-commits]

pranavb created this revision.
pranavb added reviewers: kparzysz, sgundapa, bcain.
Herald added a subscriber: hiraditya.
pranavb requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

This is a fix for a crash in the HexagonOptAddrMode pass that was looking for the third operand (offset) in the following instruction
that does not, in fact, have a third operand.

  $r1 = L2_loadw_locked $r1

Additionally, this patch also adds an addrMode value to vgather pseudos in the Hexagon backend.


https://reviews.llvm.org/D117133

Files:
  llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
  llvm/lib/Target/Hexagon/HexagonPatternsV65.td
  llvm/test/CodeGen/Hexagon/addrmode-opt-assert.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117133.399385.patch
Type: text/x-patch
Size: 5060 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220112/82981ac0/attachment.bin>