[llvm] b5493ff - [NFC] Run script to autogenerate CHECK lines for CodeGen/AArch64/fast-isel-cmp-vec.ll
David Sherwood via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 12 05:22:23 PST 2022
Author: David Sherwood
Date: 2022-01-12T13:12:51Z
New Revision: b5493ff571a98308b52c9d2cc78a3b8156cd7514
URL: https://github.com/llvm/llvm-project/commit/b5493ff571a98308b52c9d2cc78a3b8156cd7514
DIFF: https://github.com/llvm/llvm-project/commit/b5493ff571a98308b52c9d2cc78a3b8156cd7514.diff
LOG: [NFC] Run script to autogenerate CHECK lines for CodeGen/AArch64/fast-isel-cmp-vec.ll
Added:
Modified:
llvm/test/CodeGen/AArch64/fast-isel-cmp-vec.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/AArch64/fast-isel-cmp-vec.ll b/llvm/test/CodeGen/AArch64/fast-isel-cmp-vec.ll
index 6e532fdb9eb21..644a0ef512613 100644
--- a/llvm/test/CodeGen/AArch64/fast-isel-cmp-vec.ll
+++ b/llvm/test/CodeGen/AArch64/fast-isel-cmp-vec.ll
@@ -1,3 +1,4 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-apple-darwin -fast-isel -verify-machineinstrs \
; RUN: -aarch64-enable-atomic-cfg-tidy=0 -disable-cgp -disable-branch-fold \
; RUN: < %s | FileCheck %s
@@ -8,12 +9,12 @@
define <2 x i32> @icmp_v2i32(<2 x i32> %a) {
; CHECK-LABEL: icmp_v2i32:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: cmeq.2s [[CMP:v[0-9]+]], v0, #0
-; CHECK-NEXT: ; %bb.1:
-; CHECK-NEXT: movi.2s [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: and.8b v0, [[CMP]], [[MASK]]
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: cmeq.2s v0, v0, #0
+; CHECK-NEXT: ; %bb.1: ; %bb2
+; CHECK-NEXT: movi.2s v1, #1
+; CHECK-NEXT: and.8b v0, v0, v1
+; CHECK-NEXT: ret
%c = icmp eq <2 x i32> %a, zeroinitializer
br label %bb2
bb2:
@@ -23,10 +24,10 @@ bb2:
define <2 x i32> @icmp_constfold_v2i32(<2 x i32> %a) {
; CHECK-LABEL: icmp_constfold_v2i32:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: movi.2s [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: and.8b v0, [[MASK]], [[MASK]]
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: movi.2s v0, #1
+; CHECK-NEXT: and.8b v0, v0, v0
+; CHECK-NEXT: ret
%1 = icmp eq <2 x i32> %a, %a
br label %bb2
bb2:
@@ -36,14 +37,14 @@ bb2:
define <4 x i32> @icmp_v4i32(<4 x i32> %a) {
; CHECK-LABEL: icmp_v4i32:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: cmeq.4s [[CMP:v[0-9]+]], v0, #0
-; CHECK-NEXT: xtn.4h [[CMPV4I16:v[0-9]+]], [[CMP]]
-; CHECK-NEXT: ; %bb.1:
-; CHECK-NEXT: movi.4h [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: and.8b [[ZEXT:v[0-9]+]], [[CMPV4I16]], [[MASK]]
-; CHECK-NEXT: ushll.4s v0, [[ZEXT]], #0
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: cmeq.4s v0, v0, #0
+; CHECK-NEXT: xtn.4h v0, v0
+; CHECK-NEXT: ; %bb.1: ; %bb2
+; CHECK-NEXT: movi.4h v1, #1
+; CHECK-NEXT: and.8b v0, v0, v1
+; CHECK-NEXT: ushll.4s v0, v0, #0
+; CHECK-NEXT: ret
%c = icmp eq <4 x i32> %a, zeroinitializer
br label %bb2
bb2:
@@ -53,12 +54,12 @@ bb2:
define <4 x i32> @icmp_constfold_v4i32(<4 x i32> %a) {
; CHECK-LABEL: icmp_constfold_v4i32:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: movi.4h [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: ; %bb.1:
-; CHECK-NEXT: and.8b [[ZEXT:v[0-9]+]], [[MASK]], [[MASK]]
-; CHECK-NEXT: ushll.4s v0, [[ZEXT]], #0
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: movi.4h v0, #1
+; CHECK-NEXT: ; %bb.1: ; %bb2
+; CHECK-NEXT: and.8b v0, v0, v0
+; CHECK-NEXT: ushll.4s v0, v0, #0
+; CHECK-NEXT: ret
%1 = icmp eq <4 x i32> %a, %a
br label %bb2
bb2:
@@ -68,12 +69,12 @@ bb2:
define <16 x i8> @icmp_v16i8(<16 x i8> %a) {
; CHECK-LABEL: icmp_v16i8:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: cmeq.16b [[CMP:v[0-9]+]], v0, #0
-; CHECK-NEXT: ; %bb.1:
-; CHECK-NEXT: movi.16b [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: and.16b v0, [[CMP]], [[MASK]]
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: cmeq.16b v0, v0, #0
+; CHECK-NEXT: ; %bb.1: ; %bb2
+; CHECK-NEXT: movi.16b v1, #1
+; CHECK-NEXT: and.16b v0, v0, v1
+; CHECK-NEXT: ret
%c = icmp eq <16 x i8> %a, zeroinitializer
br label %bb2
bb2:
@@ -83,10 +84,10 @@ bb2:
define <16 x i8> @icmp_constfold_v16i8(<16 x i8> %a) {
; CHECK-LABEL: icmp_constfold_v16i8:
-; CHECK: ; %bb.0:
-; CHECK-NEXT: movi.16b [[MASK:v[0-9]+]], #1
-; CHECK-NEXT: and.16b v0, [[MASK]], [[MASK]]
-; CHECK-NEXT: ret
+; CHECK: ; %bb.0:
+; CHECK-NEXT: movi.16b v0, #1
+; CHECK-NEXT: and.16b v0, v0, v0
+; CHECK-NEXT: ret
%1 = icmp eq <16 x i8> %a, %a
br label %bb2
bb2:
More information about the llvm-commits
mailing list