[PATCH] D93019: [RISCV] Add support for 'pause' as an alias for 'fence w, 0' [do not merge]

[Shao-Ce SUN via Phabricator via llvm-commits]

achieveartificialintelligence updated this revision to Diff 399249.
achieveartificialintelligence added a comment.
Herald added a subscriber: jdoerfert.

Add support for Zihintpause extention


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93019/new/

https://reviews.llvm.org/D93019

Files:
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp
  llvm/lib/Target/RISCV/RISCV.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVSubtarget.h
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/MC/Disassembler/RISCV/unknown-fence-field.txt
  llvm/test/MC/RISCV/rv32i-invalid.s
  llvm/test/MC/RISCV/rv32zihintpause-valid.s
  llvm/test/MC/RISCV/rvzihintpause-aliases-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93019.399249.patch
Type: text/x-patch
Size: 13289 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220112/0dc58d4e/attachment.bin>