[PATCH] D114642: [AArch64][SchedModels] Handle virtual registers in FP/NEON predicates

[Pavel Kosov via Phabricator via llvm-commits]

kpdev42 updated this revision to Diff 398883.
kpdev42 added a comment.

Strip unneeded code and fix compilation issues


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D114642/new/

https://reviews.llvm.org/D114642

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.h
  llvm/lib/Target/AArch64/AArch64SchedPredExynos.td
  llvm/lib/Target/AArch64/AArch64SchedPredicates.td
  llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp
  llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h
  llvm/test/CodeGen/AArch64/misched-predicate-virtreg.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D114642.398883.patch
Type: text/x-patch
Size: 18119 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220111/e328a73a/attachment.bin>