[PATCH] D116915: [Huawei][AArch64] Add isel support for scalar CSINC

Allen zhong via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 10 18:58:06 PST 2022


Allen updated this revision to Diff 398809.
Allen added a comment.

fix to support the combine of long long type and
failure of Transforms/LoopVectorize/vplan-widen-select-instruction.ll


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116915/new/

https://reviews.llvm.org/D116915

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/aarch64-isel-csinc-type.ll
  llvm/test/CodeGen/AArch64/aarch64-isel-csinc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D116915.398809.patch
Type: text/x-patch
Size: 6921 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220111/a7997fcd/attachment.bin>


More information about the llvm-commits mailing list