[PATCH] D106518: [RISCV] Disable EEW=64 for index values when XLEN=32.

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 7 00:18:26 PST 2022


jacquesguan updated this revision to Diff 398058.
jacquesguan added a comment.

Truncate the index and update test.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D106518/new/

https://reviews.llvm.org/D106518

Files:
  clang/include/clang/Basic/riscv_vector.td
  clang/utils/TableGen/RISCVVEmitter.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfoV.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpgather.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vpscatter.ll
  llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/mscatter-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vpscatter-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll
  llvm/test/MC/RISCV/rvv/invalid-eew.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106518.398058.patch
Type: text/x-patch
Size: 297926 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220107/8fed305e/attachment-0001.bin>


More information about the llvm-commits mailing list