[PATCH] D116727: [RISCV] Supplement SH*ADDUW instructions pattern

[Jianjian Guan via Phabricator via llvm-commits]

jacquesguan added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfoZb.td:1039
           (SH3ADDUW GPR:$rs1, GPR:$rs2)>;
+def : Pat<(i64 (add (mul (and GPR:$rs1, 0xFFFFFFFF), (i64 2)), non_imm12:$rs2)),
+          (SH1ADDUW GPR:$rs1, GPR:$rs2)>;
----------------
Does the InstCombine canonicalize `mul X, 2` to `shl X, 1`? 


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D116727/new/

https://reviews.llvm.org/D116727