[PATCH] D115629: [RISCV] Use binvi and bexti to fold and (not (srl X, C)), 1
Jianjian Guan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Dec 15 22:54:31 PST 2021
jacquesguan added inline comments.
================
Comment at: llvm/test/CodeGen/RISCV/rv32zbs.ll:360
+define i32 @sbexti_xor_i32(i32 %a) nounwind {
+; RV32I-LABEL: sbexti_xor_i32:
----------------
craig.topper wrote:
> sbexti->bexti I'll rename the existing test cases today.
Done.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D115629/new/
https://reviews.llvm.org/D115629
More information about the llvm-commits
mailing list