[PATCH] D115547: [X86] Adjust some IceLake integer shuffle schedule classes (PR48110)

[Haohai, Wen via Phabricator via llvm-commits]

HaohaiWen added inline comments.


================
Comment at: llvm/lib/Target/X86/X86SchedIceLake.td:669
+                                            "(V)?PALIGNR(Y|Z128|Z256)?rri",
+                                            "(V?)PACK(U|S)S(DW|WB)(Y|Z128|Z256)?rr")>;
 
----------------
pengfei wrote:
> `Y|Z|Z128|Z256`?
Y|Z|Z128|Z256?
 ==
Y|Z|Z128|Z25(6)?



Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D115547/new/

https://reviews.llvm.org/D115547