[PATCH] D114856: [RISCV] Override TargetLowering::BuildSDIVPow2 to generate SELECT

Jessica Clarke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 13 06:11:30 PST 2021

Previous message: [PATCH] D114856: [RISCV] Override TargetLowering::BuildSDIVPow2 to generate SELECT
Next message: [PATCH] D114856: [RISCV] Override TargetLowering::BuildSDIVPow2 to generate SELECT
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jrtc27 added a comment.

Some of the i32 ones look like they might not be profitable on RV64 unless you have a wide out-of-order processor; 50% more instructions in some cases


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D114856/new/

https://reviews.llvm.org/D114856

Previous message: [PATCH] D114856: [RISCV] Override TargetLowering::BuildSDIVPow2 to generate SELECT
Next message: [PATCH] D114856: [RISCV] Override TargetLowering::BuildSDIVPow2 to generate SELECT
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list