[PATCH] D115259: [AArch64][SVE] Lower vector.insert to predicated SEL

[Matt Devereau via Phabricator via llvm-commits]

MattDevereau created this revision.
MattDevereau added reviewers: paulwalker-arm, peterwaller-arm, DavidTruby.
Herald added subscribers: psnobl, hiraditya, kristof.beyls, tschuett.
Herald added a reviewer: efriedma.
MattDevereau requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Use predicated SEL for vector.insert instead of going through memory


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D115259

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/insert-subvector-res-legalization.ll
  llvm/test/CodeGen/AArch64/split-vector-insert.ll
  llvm/test/CodeGen/AArch64/sve-insert-vector.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D115259.392432.patch
Type: text/x-patch
Size: 16512 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211207/0f043740/attachment.bin>