[PATCH] D113353: [RISCV] Add scheduling resources for Vector pseudo instructions.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Dec 5 17:21:16 PST 2021

Previous message: [PATCH] D111617: [RISCV] Lazily add RVV C intrinsics.
Next message: [PATCH] D114419: [XCOFF] change default program code csect alignment to 32
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai added a comment.

Ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D113353/new/

https://reviews.llvm.org/D113353

Previous message: [PATCH] D111617: [RISCV] Lazily add RVV C intrinsics.
Next message: [PATCH] D114419: [XCOFF] change default program code csect alignment to 32
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list