[PATCH] D115016: [CostModel][X86] Add i64 mul cost for avx as 1cy
Phoebe Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Dec 2 22:00:58 PST 2021
pengfei added a comment.
> which is not true for most recent cpus.
It seems Zen1's TP is still 2 in some cases. See Agner Fog's table and https://uops.info/table.html?search=mul%2064&cb_lat=on&cb_tp=on&cb_uops=on&cb_ports=on&cb_SKL=on&cb_ZENp=on&cb_ZEN2=on&cb_measurements=on&cb_doc=on&cb_base=on
Another problem, do we need to add check for 64Bit?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D115016/new/
https://reviews.llvm.org/D115016
More information about the llvm-commits
mailing list