[llvm] 9722191 - [gn build] Port 24d1673c8b9b

[LLVM GN Syncbot via llvm-commits]

Author: LLVM GN Syncbot
Date: 2021-11-18T03:23:58Z
New Revision: 972219195eff52437e578d89accabc563de0be3f

URL: https://github.com/llvm/llvm-project/commit/972219195eff52437e578d89accabc563de0be3f
DIFF: https://github.com/llvm/llvm-project/commit/972219195eff52437e578d89accabc563de0be3f.diff

LOG: [gn build] Port 24d1673c8b9b

Added: 
    

Modified: 
    llvm/utils/gn/secondary/llvm/utils/TableGen/BUILD.gn

Removed: 
    


################################################################################
diff  --git a/llvm/utils/gn/secondary/llvm/utils/TableGen/BUILD.gn b/llvm/utils/gn/secondary/llvm/utils/TableGen/BUILD.gn
index 4d3de97cf317..91e7b414c4f9 100644
--- a/llvm/utils/gn/secondary/llvm/utils/TableGen/BUILD.gn
+++ b/llvm/utils/gn/secondary/llvm/utils/TableGen/BUILD.gn
@@ -21,6 +21,7 @@ executable("llvm-tblgen") {
     "CodeGenRegisters.cpp",
     "CodeGenSchedule.cpp",
     "CodeGenTarget.cpp",
+    "CompressInstEmitter.cpp",
     "DAGISelEmitter.cpp",
     "DAGISelMatcher.cpp",
     "DAGISelMatcherEmitter.cpp",
@@ -44,7 +45,6 @@ executable("llvm-tblgen") {
     "OptRSTEmitter.cpp",
     "PredicateExpander.cpp",
     "PseudoLoweringEmitter.cpp",
-    "RISCVCompressInstEmitter.cpp",
     "RegisterBankEmitter.cpp",
     "RegisterInfoEmitter.cpp",
     "SDNodeProperties.cpp",