[PATCH] D113353: [RISCV] Add scheduling resources for Vector pseudo instructions.
Hsiangkai Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Nov 16 04:00:06 PST 2021
HsiangKai updated this revision to Diff 387571.
HsiangKai added a comment.
Fix failed test.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D113353/new/
https://reviews.llvm.org/D113353
Files:
llvm/lib/Target/RISCV/RISCVInstrFormats.td
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/lib/Target/RISCV/RISCVSchedRocket.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D113353.387571.patch
Type: text/x-patch
Size: 70609 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211116/fb3f2864/attachment.bin>
More information about the llvm-commits
mailing list