[PATCH] D112635: [AMDGPU] Disable d16 loads/stores to high halves on gfx90a

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 9 09:26:39 PST 2021

Previous message: [PATCH] D112768: [ARM] implement support for TLS register based stack protector
Next message: [PATCH] D94264: [GlobalISel] Add MachineInstNumbering to CSEInfo and propagate CSE throughout AArch64 pipeline.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm requested changes to this revision.
arsenm added a comment.
This revision now requires changes to proceed.

You're probably experiencing a driver issue


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D112635/new/

https://reviews.llvm.org/D112635

Previous message: [PATCH] D112768: [ARM] implement support for TLS register based stack protector
Next message: [PATCH] D94264: [GlobalISel] Add MachineInstNumbering to CSEInfo and propagate CSE throughout AArch64 pipeline.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list