[PATCH] D113802: [PowerPC] Fix 32bit vector insert instructions for ISA3.1

Lei Huang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 12 13:17:15 PST 2021


lei created this revision.
Herald added subscribers: shchenz, kbarton, hiraditya, nemanjai.
lei requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

The platform independent ISD::INSERT_VECTOR_ELT take a element index,
but vins* instructions take a byte index. Update 32bit td patterns for
vector insert to handle the element index accordingly.

Since vector insert for non constant index are supported in
ISA3.1, there is no need to use platform specific ISD node,
PPCISD::VECINSERT.  Update td pattern to directly use
ISD::INSERT_VECTOR_ELT instead.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D113802

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCInstrPrefix.td
  llvm/test/CodeGen/PowerPC/aix-vec_insert_elt.ll
  llvm/test/CodeGen/PowerPC/vec_insert_elt.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D113802.386935.patch
Type: text/x-patch
Size: 19976 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211112/7f8ac7d8/attachment.bin>


More information about the llvm-commits mailing list