[PATCH] D99662: [AArch64] Add Machine InstCombiner patterns for FMUL indexed variant

[Andrew Savonichev via Phabricator via llvm-commits]

asavonic updated this revision to Diff 385455.
asavonic added a comment.

- Added -verify-machineinstrs.
- Used MRI.clearKillFlags() to extend lifetime of DUP operand.
- Added update_mir_test_checks.py checks to the MIR LIT test.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99662/new/

https://reviews.llvm.org/D99662

Files:
  llvm/include/llvm/CodeGen/MachineCombinerPattern.h
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/test/CodeGen/AArch64/arm64-fma-combines.ll
  llvm/test/CodeGen/AArch64/machine-combiner-fmul-dup.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99662.385455.patch
Type: text/x-patch
Size: 32535 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211108/e9823019/attachment.bin>