[PATCH] D111810: [DebugInfo][LSR] Add more stringent checks on IV selection and cached dbg.value location-op SCEVs

Orlando Cazalet-Hyams via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 5 09:38:53 PDT 2021

Previous message: [PATCH] D111810: [DebugInfo][LSR] Add more stringent checks on IV selection and cached dbg.value location-op SCEVs
Next message: [llvm] ff30394 - [PhaseOrdering] add tests for x86 abs/max using SSE intrinsics (PR34047); NFC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Orlando accepted this revision.
Orlando added a comment.
This revision is now accepted and ready to land.

LGTM


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111810/new/

https://reviews.llvm.org/D111810

Previous message: [PATCH] D111810: [DebugInfo][LSR] Add more stringent checks on IV selection and cached dbg.value location-op SCEVs
Next message: [llvm] ff30394 - [PhaseOrdering] add tests for x86 abs/max using SSE intrinsics (PR34047); NFC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list