[PATCH] D107210: [RISCV] Support interleaved load lowering

Luke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 5 07:34:28 PDT 2021

Previous message: [PATCH] D113281: [AArch64][SVE] Generate ASRD instructions for power of 2 signed divides
Next message: [llvm] 9e65062 - [DAG] FoldConstantVectorArithmetic - remove SDNodeFlags argument
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

luke957 added a comment.
Herald added a subscriber: VincentWu.

Gently ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D107210/new/

https://reviews.llvm.org/D107210

Previous message: [PATCH] D113281: [AArch64][SVE] Generate ASRD instructions for power of 2 signed divides
Next message: [llvm] 9e65062 - [DAG] FoldConstantVectorArithmetic - remove SDNodeFlags argument
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list