[PATCH] D112187: [SelectionDAG] Add widen result function for insert subvector
Caroline via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 27 02:31:11 PDT 2021
CarolineConcatto updated this revision to Diff 382570.
CarolineConcatto added a comment.
- Fix insert_nxv6i32_nxv2i32 to use sv0 and sv1 as input instead of only sv0
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D112187/new/
https://reviews.llvm.org/D112187
Files:
llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
llvm/test/CodeGen/AArch64/sve-insert-vector.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D112187.382570.patch
Type: text/x-patch
Size: 7386 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211027/8f932a6a/attachment.bin>
More information about the llvm-commits
mailing list