[PATCH] D111546: [X86][LV] X86 does *not* prefer vectorized addressing

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added inline comments.


================
Comment at: llvm/test/Analysis/CostModel/X86/interleaved-store-i8-stride-2.ll:43
 ;
-; CHECK-NOT: LV: Found an estimated cost of {{[0-9]+}} for VF {{[0-9]+}} For instruction:   store i16 %v1, i16* %out1, align 2
+; CHECK-NOT: LV: Found an estimated cost of {{[0-9]+}} for VF {{[0-9]+}} For instruction:   store i8 %v1, i8* %out1, align 1
 
----------------
pre-commit fix?


================
Comment at: llvm/test/Transforms/LoopVectorize/X86/cost-model.ll:2
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
 ; RUN: opt < %s  -loop-vectorize -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7-avx -S | FileCheck %s
 
----------------
pre-commit the regeneration with the update script?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111546/new/

https://reviews.llvm.org/D111546